

WHAT IS CLAIMED IS:

1. A semiconductor device, comprising:

2 a recrystallized polysilicon layer located over a gate  
3 electrode layer; and

4 a capacitor located on said recrystallized polysilicon layer,  
5 said capacitor, including;

6 a first electrode;

7 an insulator located over said first electrode; and

8 a second electrode located over said insulator.

2. The semiconductor device as recited in Claim 1 wherein

2 said first electrode comprises a silicide.

3. The semiconductor device as recited in Claim 2 wherein

2 said first electrode comprises cobalt silicide.

4. The semiconductor device as recited in Claim 1 wherein

2 said first electrode has a surface roughness ranging from about 1  
3 nm to about 2 nm.

5. The semiconductor device as recited in Claim 1 wherein at

2 least a portion of said recrystallized polysilicon layer forms a  
3 portion of said first electrode.

6. The semiconductor device as recited in Claim 1 wherein  
2 said recrystallized polysilicon layer has a final thickness ranging  
3 from about 7 nm to about 35 nm.

7. The semiconductor device as recited in Claim 1 wherein  
2 said gate electrode layer is a polysilicon layer and said  
3 recrystallized polysilicon layer is located on said polysilicon  
4 layer.

8. The semiconductor device as recited in Claim 7 wherein  
2 said polysilicon layer and said recrystallized polysilicon layer  
3 form at least a portion of a gate electrode stack.

9. A method for manufacturing a semiconductor device,

2 comprising:

3 forming an amorphous silicon layer over a substrate;

4 changing said amorphous silicon layer to a recrystallized  
5 polysilicon layer; and

6 creating a capacitor on said recrystallized polysilicon layer,

7 said capacitor including;

8 a first electrode;

9 an insulator located over said first electrode;

10 a second electrode located over said insulator.

10. The method as recited in Claim 9 wherein forming an

2 amorphous silicon layer includes depositing an amorphous silicon

3 layer having a thickness ranging from about 15 nm to about 75 nm.

11. The method as recited in Claim 9 wherein changing said

2 amorphous silicon layer to a recrystallized polysilicon layer

3 includes subjecting said amorphous silicon layer to an annealing

4 process, said annealing process causing said amorphous silicon

5 layer to become said recrystallized polysilicon layer.

12. The method as recited in Claim 11 wherein subjecting said  
2 amorphous silicon layer to an annealing process includes subjecting  
3 said amorphous silicon layer to a temperature ranging from about  
4 1000°C to about 1100°C.

13. The method as recited in Claim 9 wherein forming an  
2 amorphous silicon layer over a substrate includes forming an  
3 amorphous silicon layer on a polysilicon layer, wherein said  
4 amorphous silicon layer and said polysilicon layer form at least a  
5 part of a gate electrode stack.

14. The method as recited in Claim 13 wherein said amorphous  
2 silicon layer has a thickness ranging from about 15 nm to about 75  
3 nm and said polysilicon layer has a thickness ranging from about 50  
4 nm to about 150 nm.

14. The method as recited in Claim 9 wherein creating a  
2 capacitor first electrode includes creating a capacitor first  
3 electrode comprising a silicide.

15. The method as recited in Claim 14 wherein said silicide  
2 comprises cobalt silicide.

16. The method as recited in Claim 9 wherein creating a  
2 capacitor first electrode includes creating a capacitor first  
3 electrode having a surface roughness ranging from about 1 nm to  
4 about 2 nm.

17. The method as recited in Claim 9 wherein creating a  
2 capacitor first electrode includes creating a capacitor first  
3 electrode having a thickness ranging from about 15 nm to about 70  
4 nm.

18. An integrated circuit, comprising:

2       transistors located over a substrate, wherein at least one of  
3        said transistors includes a gate electrode stack comprising a  
4        recrystallized polysilicon layer located over a gate electrode  
5        layer;

6        a capacitor located on said recrystallized polysilicon layer,  
7        said capacitor including;

8            a first electrode;

9            an insulator located over said first electrode; and

10          a second electrode located over said insulator; and

11          an interlevel dielectric layer located over said substrate,  
12        said interlevel dielectric layer having interconnects located  
13        therein for contacting at least one of said gate electrode stack or  
14        said capacitor.

19. The integrated circuit as recited in Claim 18 wherein at

2        least a portion of said recrystallized polysilicon layer forms a  
3        portion of said first electrode.

20. The integrated circuit as recited in Claim 18 wherein

2        said transistors are selected from the group consisting of:

3            a CMOS transistor;

4            a bipolar transistor; and

5            a biCMOS transistor.